Abstract-VLSI Operational amplifier cells that approach the physical limitations of bandwidth, gain and power consumption are here described. To this purpose several HF compensation architectures are presented, such as parallel, Miller, multipath nested Miller, and multipath hybrid ne,sted Miller.
INTRODUCTION
Higher element densities in VLSI circuits entails lower power consumption per functional circuit cell. Further, smaller element dimensions entail the use of lower supply voltages necessitated by the lower breakdown voltages across the isolation barriers. It is anticipated that supply voltages will go down from the present 4.5-5 I T to 2.7-3 V, further to 1.8-2 V, and ultimately to 0.9-1 V. Finally, the increasing use of battery or solar powered electronics will also demand lower supply voltages, such as 1.8V or even 0.9V, as well as lower power consumption.
These trends affect the fundamental limits in the design of analog circuits. The bandwidth (B) and gain (A) are restricted by minimum supply curre:nts and voltages.
Less fundamental, but nevertheless real, are the problems which must be solved in designing complete new analog circuit architectures that allow supply voltages of down to 1.8 or even 0.9 V. The foregoing implies the design of power-efficient rail-to-rail (R-R) class-AB output stages and efficient overall topologies fo'r bandwidth and gain.
In this paper, first we present in section 1.1.2.2 how to design voltage efficient input stages. Secondly, in section 1.1.2.3 we develop the design of current-efficient input stages. Thirdly, in section 1.1.2.4 we consider the bandwidth over power limitations of low-voltage single-stage operational amplifiers. For more gain, more stages are required. In section 1.1.2.5, architectures for low-power low-voltage two-stage operational amplifiers using Miller compensation are given. In section 1.1.2.6 the nested Miller compensation is given for three-stage amplifiers, and in section 1.1.2.7 the hybrid nested Miller compensation is presented for four-stage amplifiers. The clue in the last two sections is not to lose bandwidth while adding more stages in cascade by adopting a multipath architecture. Conclusions are given in section 1.1.2.8.
VOLTAGE-EFFICIENT INPUT STAGES
To process signals with the maximum signal voltage at a certain supply voltage, we require rail-to-rail (R-R) input stages. An application example is an operational amplifier connected as an R-R voltage buffer amplifier. Even if we do not actually need the full R-R range, it may often be preferred to process input voltages close to either the ground rail or the single-supply rail.
The design of R-R input stages must satisfy the following requirements:
1.
2.

3.
To reach the negative supply rail, PNP or P-channel transistors must be used while keeping their collector or drain voltages close to the ground voltage. To reach the positive supply rail, NPN or N-channel transistors must be used while keeping their collector or drain voltages close to the supply voltage. To achieve the full R-R range, the signals of the P-and N-type input transistors must be summed and processed in such a way that the transconductance of the complete input stage is constant over the full R-R range. If the transconductance should change, the frequengw behavior would be suboptimal. This would require more quiescent current in the output stage.
This section presents designs that satisfy the above requirements.
The Common-Mode (CM) input voltage range of a P-channel differential CMOS input stage is restricted to a range from the negative rail voltage up to the level of the positive rail voltage minus the gate-source voltage V,, and the saturation voltage VD,s,, of the tail-current source, as shown in Fig. 1 . The CM input range of an N-channel input stage is restricted to a range from the positive rail voltage down to V,, and V, , , , above the negative rail voltage. If we want to obtain an R-R input range we must combine both complementary stages and allow at least one of the stages to function. This gives a lower limit to the supply voltage Vsup, min of R-R input stages of The minimum supply voltage for R-R operation is about 1.8 V for CMOS, depending on the technology. At supply voltages down to 0.9 V. the CM input voltage range can still include one of the rail voltages.
The complementary input stages can be combined and their output currents added by the summing circuit shown in Fig. 2 . The four transistors M5-M, function as two folded current followers, while the pair M6, M R simultaneously functions as a current mirror.
However, one problem remains. The transconductance of the combination changes from that of the P-channel pair, up to that of the sum of both pairs, and down to that of the N-channel pair, when going from the negative rail voltage V,, towards the positive rail voltage VDD, as shown in Fig. 3 .
Fig. 1. Common-mode input voltage range of a P-channel and N-channel differential CMOS input stage
In bipolar technology, the transconductance of the combination can be kept constant by keeping the sum of the tail currents of the complementary stages constant. The reason is that the transconductance g , is proportional to the collector current I,, according to
where q is the electron charge, k Boltzmann's constant and Tthe absolute temperature. Fig.   4 shows a possible realization in which a current switch IQ, guides one tail current I , , either to the PNP pair Q3, Q4 or to the NPN pair Q,, Q, through a current mirror Q6 Q7
[I], P I . If we apply CMOS technology to the circuit shown in Fig. 4 , the total transconductance would also be constant if the input transistors are biased in weak inversion. However, if they are biased in strong inversion, a 40% higher transconductance will result in the situation where Q, conducts half of the current to one pair and the other half to the second pair. This is shown in Fig. 5 Fig. 7 .
The variation in the g, is reduced to 15%, and with modified mirrors to lower values. At low supply voltages the functioning of both mirrors at the same time must be prevented, otherwise positive loopgain will excessively increase the bias current and the g,. Equalized g, of a rail-to rail input stage with 1:3 tail-current control with
CMOS transistors in strong inversion
It should be noted that the input offset voltage of R-R input stages varies from that of the P-pair to that of the N-pair when crossing the current-switching reference voltage. This change in offset causes the CMRR to deteriorate to a certain extent in the CM range around the reference voltage. Auto-calibration is a way to improve this.
Conclusion
High performance input stages can be designed in CMOS which feature a rail-to-rail CM input voltage range at a constant transconductance. A minimum supply voltage of about 1.8 V is required for R-R operation. At supply voltages down to 0.9 V, the CM range can still include one of the rail voltages.
VOLTAGE-AND CURRENT-EFFICIENT OUTP'UT STAGES
Output stages for low-voltage low-power applications must satisfy three requirements:
1. The output voltage range must be R-R, to efficiently use the supply voltage.
2.. The biasing must be in class-AB, to efficiently use the supply current. 3,. The output transistors must be directly driven by the preceding stages without delay from the class-AB control circuit, to accommodate the highest bandwidthlsupply power ratio.
An efficient class-AB biasing must satisfy:
1. high ratio between maximum current I,, and quiescent current Zquiesc for high efficiency.
2. a minimum current Zmill that is not much smaller than the: quiescent Zquiesc to obviate HF distortion 3. smooth AB transition to obviate LF distortion. IConventional feedforward biased output stages, as shown in Fig. 9 , do have an efficient class-AB biasing, but fall short of the R-R voltage range by at least two diode voltages and two drain-source saturation voltages, because their output transistors are connected in a common-drain configuration. The output transistors in R.-R output stages must be connected in a common-source configuration to the ground and to the supply rail, respectively. This complicates the class-AB biasing circuit. 
Conventional CMOS common-drain stage with feedforward class-AB bias control
When we give each output transistor a separate translinear loop, we have the circuit shown in Fig. 12 [6]. In order to prevent the loss of driving current in M3 and M4, these transistors are connected head to tail in a mesh. The positive feedback in this circuit is exactly 1, thus eliminating their source impedance loads on the input terminals for common-mode movement of their source voltages. The class-AB relation is so well fixed that the circuit can easily be driven with one input source instead of with two. The only drawback is that the circuit cannot operate at supply voltages lower than the series connection of the gate-source voltages of the output transistors and a saturation voltage. The lowest allowable supply voltage can be between 1.8 V and 2.7 V, depending on the maximum allowable output current and technology. 
Rail-to-rail CMOS output stage with resistive-coupled feedforward class-AB control
When we want to combine the features of accurate class-AB biasing and low supply voltage, we can apply feedback-biased class-AB control [3] . An output stage with such control is shown in Fig. 13 . The gate-source voltages of the output transistors are represented by the voltages across resistors R, and R,. These voltages are compared by the transistor pair M4, M,. The smaller voltage is transferred to the input of a control amplifier M I , M2 to control the bias, such that the smaller of the two push or pull output currents is regulated at a constant value [ 5 ] , [4] . The class-AB control is so firm that the circuit can also be driven with one input source instead of with two. The driving current which is not needed on one side is automatically steered to the other side through the control amplifier.
The resistors R, and R, can be replaced by saturated MOS transistor channels. The circuit which is shown in Fig. 13 results in accurate class-AB biasing at low supply voltages of 0.9 -1.8 V, depending on the maximum output current.
Conclusion
We have seen that current-efficient R-R output stages can be realized. The supply voltages can be as low as 1.8 V with feedforward bias control and 0.9 V with feedback bias control. A ratio of 100 or higher between the maximum output current and the quiescent current can be obtained.
"DD @ vss Fig. 13 .
Rail-to-rail CMOS output stage with minimum selector and feedback class-AB control
SINGLE-STAGE AMPLIFIERS
Single-stage amplifiers are very popular in VLSI circuits because of their excellent high-frequency behavior. This makes them very suitable for application in high-performance switched-capacitor circuits and analog-to-digital converters. Because of the single-stage topology there is no need for frequency compensation and the amplifiers are inherently very compact. In this section we first disculss the two key parameters of amplifiers, bandwidth and gain. We discuss some possibilities to improve the gain. Finally,
we consider a few circuit examples. 
The DC voltage-gain A, of the amplifier is determined by the transconductance and the load resistance R,, which also incorporates the output impedance of the transistor We see that both key parameters are directly controlled by the transconductance. Further, the gain can also be controlled by the output impedance of the transistor when it is not loaded by a low resistive load. For a CMOS transistor with a width over length ratio W/L of 100 and drain currents I, larger than roughly 10 pA we find the unity-gain frequency as Diving by the supply power gives the bandwidth to power ratio
The W/L ratio of a CMOS output transistor is usually in the order of about 100 to handle the output current and to reach enough bandwidth. For a current of 10 pA and a load capacitance C, of 10 pF the CMOS single-stage amplifier has a bandwidth of 4 MHz. by the stacking of a gate-source voltage and three saturation voltages and thus, a minimum supply voltage of about 1.8 V is required, depending on technology. The same circuit structure can be used to realize a fully differential amplifier as shown in Fig. 19 by replacing the current mirror M,, M6 by current sources. The node connected to the drains of cascodes M3 and M, now becomes the inverting output. These cascodes ciin be boosted by making the auxiliary amplifiers fully differential by using the output that was not used in the previous circuit as shown in Fig. 18 [9] . The auxiliary boosting amplifiers M2,-MZ3 and M41-M43 now boost the gain of two cascodes, M3, M4 and M,, respectively. The common-mode input voltage of the bolosting amplifiers M21-M23 and M4,-M4-? is set using transistors Mz0 and M40, respectively, and reference voltages VI and V,. To control the common-mode voltage of the differential amplifier, the output common-mode voltage is sensed and compared to a reference voltage V,, and a feedback loop is used to fix the common-mode voltage. This is implemented in the circuit shown in Fig. 19 [10].
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Complete single-stage amplifier with gain boosting
The output voltage at the non-inverting and the inverting output is measured and compared to the reference voltage using differential pairs M,, M6] and M62, M63 respectively. The outputs of these differential pairs are summed to create two currents that depend on the common-mode output voltage. The feedback loop is obtained by using these currents to generate the bias currents of cascode M3 and M4. Another way to control ithe common-mode voltage is to use a feedforward common-mode control as shown in Fig. 20 
Fully differential single-stage amplijier with gain boosting and common-mode feedforward control
TWO-STAGE OPERATIONAL AMPLIFIERS;
In many applications the gain of a single stage amplifier is not sufficient; especially when it is loaded with relatively small resistors at its output. In addition, if a single-stage amplifier with folded cascodes has to drive large output currents, the saturation voltage of the cascode can be very high, and therefore limit the output voltage swing. To overconne the previously mentioned problems, a two-stage configuration can be used. where it is assumed that the input stage and output stage have the same transconductance.
Dividing by the supply power, results in From Eq. 13 it can be concluded that for the best bandwidth-to-supply power ratio, the gate-source voltage minus the threshold voltage should be as low as possible. It should be noted that for very low biasing levels, the transistors enter their weak inversion mode. In this case the term V,,-V,, should be replackd by two times the thermal voltage. The factor two depends on the weak inversion slope factor and might therefore differ from process to process.
The splitting of the poles to obtain a 60" phase margin is shown in Fig. 22 . The poles can be split by either inserting a Miller R,C, network, or by applying a parallel RpCp network. The main advantage of the parallel network is that the maximum bandwidth-to-supply power ratio according to Eq. 13 can be obtained. The bandwidth can even be larger than that of a single-stage amplifier, because the internal capacitor C, is, in general, much smaller than the load capacitor. A drawback of parallel compensation is that the compensation method relies on matching with the load impedance. As the load of an operational amplifier is more or less user defined, it becomes almost impossible to compensate an amplifier by using parallel compensation. In addition, process variations make it even more difficult to compensate an amplifier accurately. Fig. 22 .
Bode plot of the two-stage amplifier with Miller Compensation
Miller compensation results in a much worse Bandwidth-to-supply Power ratio than Parallel compensation. This is because the bandwidth is limited to that of the output stage. It is given by:
where g,, is the output stage transconductance. In general, this bandwidth is much lower than the bandwidth given by Eq. 12, because the load capacitor is much larger than the interstage capacitor. In contrast to parallel compensation, Miller compensation is robust against parameter variations, which makes it the best compensation technique for two-stage amplifiers.
A drawback of Miller compensation is that, at high frequencies the Miller capacitor introduces a direct feedforward path to the output. As a consequence, a right half-plane zero occurs in the open-loop transfer function of the amplifier. This zero can cause considerable phase shift, and thereby decrease the phase margin of the opamp. An effective way to eliminate this zero is the multipath Miller zero cancellation, as shown in Fig. 2,3 [19]. M3 drives the output transistor while M2 drives the output node. The current through M2 compensates the feedforward current through the Miller capacitor. Hence, the output does not experience any effect from the feedforward path, and thus the right half-plane zero is eliminated. 
38
CHAPTER 1.1.2 Fig. 24 shows an example of a two-stage amplifier topology [12] , [13] . It consists of a rail-to-rail input stage M,-M,, a summing circuit, M,,-MI,, and a rail-to-rail output stage with feedforward class-AB control, MI9-M2,. The summing circuit contains two current mirrors, which are biased by a floating current source, Ih3. This provides a constant current in the cascodes M,, and MI6, independent of the bias currents of the input pairs. The class-AB driver, M I , and M20, is biased by these cascodes. This obviates a contribution to the noise and offset of two independent current sources, which would otherwise be necessary to bias the floating class-AB driver. Using the topology described above, a complete amplifier has been realized, as is shown in Fig. 25 [13] . The amplifier is compensated using the above-described Miller technique.
To obtain a constant transconductance over the common-mode input range, two three-times current mirrors, M6-M7 and M9-MI0, have been added to the input stage. To prevent the current switches from forming a positive feedback loop at very low supply voltages, the differential pair, M29-M30, has been added to the g,-control. If the supply voltage approaches a critical value, the gate voltage of M8 is moved towards the positive supply rail. Thus, M , is always off at very low supply voltages, and hence the positive feedback loop can never become active. The floating current source is realized by M27-M28. The value of the current source is set by two translinear loops, M,1-M28-M22-M21 and
MlTM27-M23-M2,.
The floating current source has the same architecture as the class-AB control. Therefore, the supply voltage dependency of the class-AB control, due to the finite drain-source impedances, is automatically compensated for.
V-
M18
Vb4 lb5 The minimum supply voltage of this amplifier is limited by the class-AB feedback amplifier. It requires at least two saturation voltages on top of one gate-source voltagle. Thus, the supply voltage of this amplifier can be considerable lower than that of the previous one. It should be noted that, if this amplifier were equipped with a rail-to-rail input stage, it would require the same minimum supply voltage as the amplifier shown in Fig. 25 . Fig. 30 shows the magnitude plot of the multipath Nested Miller compensation. The gain and the high-frequency path can easily be matched by making the unity-gain frequencies of both paths equal. Thus:
THREE-STAGE OPERATIONAL AMPLIFIERS
This matching of transconductance and capacitances can be very accurate. 
FOUR-STAGE OPERATIONAL AMPLIFIERS
In applications where an operational amplifier has to be able to drive a large output current, the gates of the output transistors have to be able to reach the supply rail. In the two-and three-stage amplifiers discussed above, the gate swing of the output transistors was limited by either cascodes or differential pairs. Especially in a very low-voltage environment, the gate swing can be very low, which limit!; the drive capability of the opamp. For this reason in low-voltage amplifiers which have to deliver large output currents, cascodes or differential pairs cannot be used to drive the output transistors. Further, in processes with very low threshold voltages, only one saturation voltage fits between the gate and the source of an output transistor. 'This also blocks the use of cascodes or differential pairs immediately before the output stage [ 171.
The amplifier topology of Fig. 31 
Bode plot of a four-stage amplifier with hybrid nested Miller compensation
The hybrid nested Miller compensation should be dimensioned such that it obeys the following expressions and Dimensioning the hybrid nested Miller compensation accordling to Eq. 19, corresponds to a maximal flat amplitude response of the amplifier with unity-gain feedback.
As follows from Eq. 19, the unity-gain frequency of the arnplifier is a factor two lower than that of a two-stage amplifier. This reduction of bandwidth can be prevented by applying the multipath compensation technique to the arnplifier, as explained in the: previous section. 
